11017 U.S. PTO
10/079472
02/19/02

PATENT NUMBER and ISSUE DATE

U.S. **UTILITY** Patent Application

| APPL NUM | FILING DATE | CLASS | SUBCLASS | GAU | EXAMINER |
|---|---|---|---|---|---|
| 10/079472 | 02/19/2002 | 257 | | 2814 | |

*APPLICANTS: Mahajani Maitreyee; Walker Andrew; Kouznetsov Igor,

**CONTINUING DATA VERIFIED: No

** FOREIGN APPLICATIONS VERIFIED: No

BEST AVAILABLE COPY

PG-PUB ☐ DO NOT PUBLISH ☐ | RESCIND ☐

Foreign priority claimed ☐ yes ☒ no
35 USC 119 condition met ☐ yes ☐ no
Verified and Acknowledged Examiner's Initials

ATTORNEY DOCKET NO
40025-005

TITLE : Gate dielectric structures for integrated circuits and methods for making and using such gate dielectric structures

U.S.DEPT. OF COMM./PAT.& TM-PTO 196L(Rev. 12-94)

| NOTICE OF ALLOWANCE MAILED | Assistant Examiner | CLAIMS ALLOWED: Total Claims / Print Claim for O.G |
|---|---|---|
| ISSUE FEE: Amount Due / Date Paid | Primary Examiner | DRAWING: Sheets Drwg. / Figs.Drwg. / Print Fig. |
| ☐ TERMINAL DISCLAIMER | PREPARED FOR ISSUE | Application Examiner |



FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)